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ABSTRACT
A tutorial discussion of magnetic-core memories is
presented with emphasis placed on memories that would be
suitable for use in special purpose digital computers or control
systems.
The material is developed in a manner that allows the
two usual forms of core memories to be logically synthesized
following a review of relevant concepts from magnetic-circuit
theory. A discussion of practicalproblems of memory cores
then leads to the development of design considerations for core
memory systems. Many examples are used to illustrate the
problem of selecting a core for use in a memory and the design
of the electronic circuitry necessary to operate a core memory.
The work is concluded with a procedure for the design
of a core memory and an example to illustrate its use.
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CHAPTER 1
INTRODUC TION
1.1 Introductory Comments
Any digital control system or computer is characterized by
its possession of a memory sub-system where instructions and/or
I*
data are stored. In all but the simplest of digital systems, the
memory sub-system is clearly defined and would be given a sepa-
rate block in the system block diagram. Oftentimes the design
specifications will demand or perhaps suggest that a random-
access memory - that is, a memory in which each word of stored
data is just as readily accessible at a given time as is any other
word - be used, and "transistor driven core memories ... have
become the classic form of random access memories. ,,2
The first core memories were constructed in the early
1950's. Because they were intended for use with general purpose
computers, they were relatively large, providing storage for
several thousand words of data. The cycle time - the time
required to read and write information at any given memory
address - of these early memories was on the order of 10 to 15
Superscripts in each chapter refer to the references listed in the
last section of each chapter.
microseconds. These systems were quite large in physical size
since they were operated by and in conjunction with vacuum-tube
equipment. As the technology improved and with the advent of the
transistor, the physical size decreased, and operating speeds
increased. In the early 1960's cycle times on the order of two
2, 3
microseconds were realizable.
In 1965 and in early 1966 cycle times on the order of one
microsecond were commercially available, and also the first core
memories utilizing integrated circuits for their control appeared on
the market, Physical size had been reduced to the point where a
fairly large capacity memory could be contained in a package six to
eight inches high.
In December of 1965 it was announced that the International
Business Machines Corporation had developed an 8192 word core
memory with a cycle time of 375 nanoseconds utilizing extremely
small cores with an outside diameter of 12 mils (over 17, 000 of
these cores will fit inside the hole of a Life Saver). At the same
time it was announced that Control Data Corporation was developing
a core memory with a cycle time of 250 nsec., and that I.B.M.
4
was endeavoring to achieve a cycle time of 110 nsec.
These trends of increased speed and decreased physical
size have been coupled with a trend for increased storage capacity.
To illustrate, the first core memories of 1953 provided in the
neighborhood of 15, 000 bits of storage; core memories with capa-
3
cities of two to three million bits were in use around 1960. In the
spring of 1965 a core memory "capable of capacities up to 20
5
million bits" was demonstrated by Fabri-Tek, Incorporated.
These historical trends reflect the continued development of
more compact, faster, and physically smaller general purpose
computers. However, in small, special-purpose computers and
digital control systems, the storage requirements may be consider-
ably less than those of a general purpose computer (a few hundred
words or less in comparison to several thousand words or more),
and the necessary operating speed may be considerably slower
(cycle times on the order of milliseconds in some instances).
Although the requirements are quite different from those of a
general purpose computer, a core memory may still provide the
most attractive solution in the design of these special purpose
3
systems.
1.2 Logical Properties and Types of Square-Loop Magnetic
Cores
The square-loop magnetic core has two stable states in its
4magnetic hysteresis loop and is therefore commonly used to store
a single binary digit (a 1 or a 0). The core may be set (told to
store a 1) or reset (told to store a 0) but not triggered (told to com-
pliment its present state). It therefore falls into the general
classification of RS memory elements. In addition, the square-loop
core as typically used has the following two important properties:
° Read-out is destructive because the core only
gives an output during the transition between
states. In order to determine its present con-
tents, the core is set or reset and observing
whether or not there is an output. For example,
if the core is presently storing a 1 and is reset,
it makes a 1 to 0 transition and there is an out-
put; but if it is presently storing a 0 and is reset,
it does not change states and there is no output.
° The core may be used to perform logical gating
in that it is a current operated device which is
capable of summing independently generated and
simultaneous currents, together with sign, and
interpreting the sum to be a set command, a
reset command, or no command.
Square-loop cores are generally either "tape-wound" cores
or ferrite. Tape-wound cores are made by winding ultra-thin
metallic tape on a bobbin, while ferrite cores are molded of iron
oxide and other metallic oxides. Virtually all magnetic-core
memories use the ferrite cores as storage elements because they
are much less expensive to manufacture than the tape-wound cores.
In addition, the ferrite cores may be made much smaller than the
tape-wound cores (20 to 80 mills in outside diameter as compared
with 0.20 in. and up) which gives decreased physical size to the
3, 5
memory and higher speeds of operation. Indeed, although the
idea of the random-access core memory was proposed before the
advent of the ferrite core, the first practical core memories were
3
constructed with ferrites.
The small ferrite cores which are manufactured primarily
for use in memories are termed ferrite memory cores or simply
memory cores. Larger ferrite cores (with outside diameters
greater than 0. i0 in.) and the tape wound cores are best suited
for other purposes and are termed switch cores.
cores.
The trend today is towards the use of smaller and smaller
The advantages of smaller cores are:
I. They allow memories that are smaller in
physical size.
2. They allow increased operating speeds.
3. Less energy is required to store and retrieve
a bit of data.
The first is self explanatory, the second is demonstrated in
I'
Chapter 4, and the third is demonstrated in Chapter 2.
In addition to toroidal cores, there are what are called
multi-aperture cores available. These are small ferrite devices
capable or storing a single bit of information and available in
various shapes having two or more holes through which wires may
be passed. Their chief use is in random access memories requir-
ing non-destructive read-out as well as ease in altering stored
7
data.
I. 3 The Basic Design Problem
A magnetic-core memory consists of many magnetic cores,
each core storing one bit of data. Typically the cores are strung
on wires in a two or three dimensional array. The wires not only
provide support for the cores, but carry the input and output signals
as well.
Because the core acts as a gate as well as a memory ele-
ment, magnetic-core memories are inherently simple in nature.
7However, the inputs required and the outputs produced by the cores
are not directly compatable with conventional transistor logic, and
consequently an interface must be provided between the transistor
logic system and the memory system.
The capacity of the memory is generally specified by
system requirements; therefore, the number of cores and their
cost may be considered relatively fixed. The biggest variable in
the cost of the memory system is in the interface which consists
primarily of current generators and sensing amplifiers.
The final form, and hence the cost, of the interface will
depend partially upon:
I. The geometry of the core array.
2. The electrical characteristics of the core chosen
for use.
3. The required speed of operation.
4. The electrical properties of the associated logic
system.
1.4 Purpose of this work
In order to allow the digital systems designer to best
utilize core memories, it is the purpose of this work to enlighten
8him as to the properties and operation of conventional magnetic-
core memories in general and as to design methods and criteria
for small (on the order of a few hundred words or less) magnetic-
core memories in particular.
Particular emphasis is placed on the design of small
memories for several reasons. First of all, large memories with
storage capacities ranging from 256 to 8192 words are commer-
cially available from several manufacturers. Secondly, the general
design techniques for the smaller memories are not so specialized
that they cannot be applied to larger memories. And finally, the
literature is virtually void of mention of the savings that can be
achieved in small memories, particularly when high speed is not
involved.
Furthermore, discussion will be limited to the use of con-
ventional ferrite memory cores as they are typically used.
Discussions of switch cores and design details of their applications
are to be found in References 3, 6, 7, and 8 of Chapter 7 . The
electronic circuitry necessary to operate memories utilizing multi-
aperture devices does not differ too much from that required to
operate conventional core memories, and it is felt that the reader
who wishes to employ these devices will still find this work a good
reference. Also other storage devices sometimes used in random
access memories such as the twister and thin films are excluded
from the discussion as are several novel but not too successful
ideas involving core memories that have appeared in the literature
over the years.
i0
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CHAPTER 2
QUALITATIVE DESCRIPTION OF SQUARE-LOOP CORES
IN TERMS OF MAGNETIC CIRCUITS
It is the purpose of this chapter to review some results
from magnetic circuit theory that are essential to a thorough under-
standing of square-loop cores. This information is necessary back-
ground for Chapter 3, where the logical structure of core memories
is developed. Discussion of practical details of ferrite memory
cores is postponed until Chapter 4 for two reasons:
I o An understanding of the logical structure
and the basic operation of a core memory
is needed to appreciate the practical prob-
lems of memory cores.
Z, The fundamental concepts involved in core
memories are independent of these prac-
tical details, and the development in
Chapter 3 is neater without becoming
involved in the practical details.
Ii
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2.1
material is shown in Fig.
loop is shown in Fig. 2_2.
Digital Operation of the Square-Loop Core
The general form of a hysteresis loop for a magnetic
Z_-l, and an ideally square hysteresis
The independent variable H is the vec-
tor quantity magnetic field intensity, has the units amperes per
meter in the rationalized MKS system, and is a measure of the
magnetic excitation applied to the material by a current. The
dependent variable B is the vector quantity magnetic flux density,
has rationalized MKS units of webers per square meter, and is a
measure of the total magnetic field inside the material due to the
1
• application of a given H.
It is seen that when there is no excitation B has two
possible values, +B R and -B R, and B will stay at either of these
two values until an excitation is applied. The hysteresis loop,
therefore, has two stable states, and it is possible to store one bit
of binary data in the sign of B.
could be defined to store a one,
store a zero.
For example, the state at +B R
and the state at -B R defined to
Suppose that a core is made of a material having the
hysteresis loop of Fig. 2-Z and is at the point B = -B R, H = 0. If a
positive H is applied whose magnitude is less than H 0, the value of
13
B
H
/
Fig. 2_I: A Hysteresis Loop
B
_r d
H
Fig. 2-2: An Ideally Square Hysteresis Loop
14
B does not change; and upon removal of the excitation, the
material will return to the state that it was initially in. However,
application of a positive H greater than H 0 causes a large change in
B of 2BR,and upon removal of H the state at +B R is reached.
Clearly, application of the proper negative H will cause the return
to -B R. Also when the device is at +B R and any positive H is
applied (or when at -B R and any negative H is applied) and then
removed, there is no change in B during the excitation period, and
2, 5
the original state is returned to.
Thus, a magnetic core of square-loop material has as
inputs bipolar excitations of H and behaves in a similar manner to
an RS memory element.
exceed the threshold H 0,
Furthermore, because the excitation must
logical functions may be implemented by
summing the outputs of two or more independent sources of H.
Fig. 2.-3 shows pictorially and schematically a toroidal core
with two windings on it, and it will be temporarily assumed that the
toroid is made of a material having the hysteresis loop of Fig. 2.-2.
A current flowing in either winding produces a magnetic excitation,
H; and a change in B produces a voltage across both windings. As
an example of how this core may be used to store information,
assume that winding 1 is to be used for providing excitation, and
15
Winding 1
N turns
1
(a) Pictorial
Winding 2
N 2 turns
N1 N 2
O
(b) Schematic Representation
Fig. 2-3: Torroidal Core of Magnetic Material with Windings
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winding 2 is to be used for outputting information. Define the
stable state at +B R to be the logical "one" state and the state at
-B R to be the "zero" state. To set the core, a current is provided
in winding 1 such that an H is produced of proper sign and of suffi-
cient magnitude to drive the core to the +B R or "one" state. To
reset the core, a current (in the opposite direction) is provided to
drive the core to -B R or the "zero" state.
To read or retrieve, at time n, the binary digit stored in
the core, the core may be reset at that time. If the core is already
in the zero state then there is no significant change in B an4 no vol,
tage appears at the terminals of winding 2. But, if the core was in
the one state a large change in B occurs at time n, producing a
voltage at the output. Thus, the presence or absence of a voltage
at time n indicates whether the core stored a one or a zero at
time n-l.2' 5 Clearly, information could also be retrieved just as
readily by setting the core at time n.
The output is normally used in one of two ways: it may be
used to provide current excitation for other cores, or it may be
sensed by an electronic amplifier and shaped to operate other
6
forms of digital circuitry. In the first case the output is heavily
loaded, and the core acts as a current transformer.
17
In the second case the output sees essentially an open
circuit. The cores of a memory are normally operated under
open-circuit conditions, and with the exceptions of Sect. 2.2.6
and Sect. 7.3, the remainder of this work will be concerned with
the operation of memory cores under these conditions.
2.2 Review of Magnetic Circuit Fundamentals
In order to arrive at a more detailed understanding of the
operation of square-loop cores, it is first necessary to briefly
review some of the fundamentals of electromagnetic theory which
pertain to magnetic circuits.
characterized by well defined,
Recall that a magnetic circuit is
closed paths in which a magnetic
flux density may exist and that a negligible flux density exists out-
1
side the paths. A square-loop core is a closed path with this
property and, therefore, is a simple form of a magnetic circuit.
Most of the material in this section is covered in such sources
as References 1, 2, 3, and 6.
2.2.1 Magnetic Field Intensity and Magnetomotive Force
The magnetic fields of interest here are produced by
electrically charged particles in motion, i.e., a current. An
important relationship between current flow and an H field in the
region of the current is Ampere's circuital law which states that
18
-->
the line integral of H around a closed path, 1, is exactly equal to
the net amount of current enclosed by the path (or equivalently, the
net amount of current which pierces the surface bounded by the
7path). Expressed in vector notation
H. dig = I (2.2.1)
e
where I is the net enclosed current,
e
length of the path.
and d_ is an incremental
Application of Ampere's law will now be made to the toroid
of Fig. 2-4a which has one winding of N turns with a current I
flowing into the upper terminal. A cross sectional view is shown
in Fig. 2-4b; a circular path _ inside the toroid and centered at the
axis of the toroid has been chosen as the closed path of integration.
If the number of turns is defined to be equal to the number of times
the conductor passes through the core, the current enclosed by the
path is NI as indicated by the figure; and Amperets law states that
the value of the integral in (2.2.1) around the path is exactly NI.
This may be interpreted to say that there is a net H field in a
direction that is tangential to the path. If the length of the path is L
then the average magnitude, H , of the components of the field
ave
19
N
(a) Schematic
Conductors with
current flowing
out of page
Path of integration
Conductors with
current flowing
into page
(b) Cross Section
Fig. 2-4:
Core with one winding of N-turns carrying a current of Iamps
tangential to the path is
2O
NI
H - (2.2.2)
ave L
The direction of the tangential field (clockwise or counter-
clockwise) is determined by the right-hand rule which states that if
the thumb of the right hand is pointed in the direction of net current
flow, then the fingers of the right hand curl in the direction of the
field. InFig. 2-4b the net tangential H field is in the clockwise
direction.
Now as the radius of the path is varied, it is seen from
equation (2.2.2) that along the inside circumference H is
ave
greater than at the outside circumference which has a longer path
length. A mean value of H occurs on the mean circumference
ave
of the core, and it is this value of H that is generally given as the
independent variable on the B-H characteristic for a material.
However, in taking data for the characteristic, steps are generally
8
taken to insure that H is nearly uniform along the mean path.
In most memory applications a core is typically threaded on
one or more conductors (the conductors actually provide the means
of support for the core). Fig. 2-5a shows a core threaded by two
2]
(a) PICTORIAL
I I
(b) TWO POSSIBLE SCHEMATIC REPRESENTATIONS.
Fig. 2-5: Core Threaded on Two Conductors
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conductors carrying I 1 and 12 amperes respectively in the
directions shown. Fig. 2-5b shows two common schematic
representations of the configuration. Ampere's law (2.2.1) is
independent of how the enclosed current crosses the surface formed
by the closed path of integration. Thus, if a path is chosen around
the core as in the preceding example, the current enclosed is
I 1 + I2; and the average value and direction of H around a given
closed path in the core is the same as if the core had an N turn
winding carrying a current of (I 1 + I2)/N amp., even though the
actual H field is not exactly the same for both cases. Thus, each
wire acts as a separate winding of one turn.
The numeric value of the integral in Ampere's law is called
the magnetomotive force around the path _ (abbreviated mmf and
symbolized F). That is,
F - H d7 = I (2.Z3)
e
Because an mmf is usually (or may be considered as being)
generated by an N-turn coil carrying I amps, mmf is usually stated
in the units "ampere-turns" It should be emphasized that mmf
(like electromotive force) is a scaler quantity and not a true vector
force.
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For a given closed path, the mmf is exactly equal to the
enclosed current, and H on the path is directly proportional to
ave
the mmf. Thus, for a particular core (or any given magnetic cir-
cuit in general) F may be used as the independent variable on the
magnetic characteristic rather than H; and it is frequently con-
venient to do so since F is merely the current times an integral
number of turns and, therefore, easier to handle.
2.2.2 Total Field Inside a Magnetic Material
The motion of sub-atomic, charged particles inside a
material constitute tiny current loops, and a tiny magnetic field is
associated with each. In general, the sub-atomic current loops are
randomly aligned and their associated fields cancel one another
producing zero net field. However, when an external magnetic
field is applied, they tend to become aligned with it and either aid
or oppose it depending on the material.
The net field in the material produced by the sub-atomic
currents alone is called the intrinsic field, and it may be repre-
sented by the vector M which has the same dimensions as H and is
termed the magnetic polarization vector. The total magnetic field
intensity inside the material, H T, is the vector summation of the
->
applied field H and the magnetic polarization vector.
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H T = H+M (2.2.4)
In nonmagnetic materials M is very small in comparison to
and directly proportional to the applied H; the total field is then
essentially H. But in ferromagnetic and ferrimagnetic materials,
M is much greater than H; and once a particular M is established,
it tends to remain established with the removal of H giving rise to
hysteresis. In the magnetic materials the relationship between M
and H is nonlinear and highly dependent on the present value of M.
Stated another way, the present value of M is a function of the
present value of H and the entire past history of the speciman of
the material.
-4b
It is clear that for a given material M must have a maxi-
mum value which occurs when all sub-atomic currents that are
available for alignment are aligned so that their magnetic fields all
aid one another. When this occurs the material is said to be
saturated.
2.2.3 Magnetic Flux Density
A magnetic field may be represented by lines of magnetic
flux that are everywhere in the same direction as .HT. The number
of lines of flux, _, in a particular region is proportional to the
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magnitude of HT in that region. The amount of flux crossing a
given surface S may be found by the surface integral
f _= •ds C2.2.5)
s
where the proportionality constant _ 0 is the permeability of free
space, and ds is an increment of surface area.
The magnetic flux density vector B may be defined as
-* -_ -_ _) 2B = &0 HT = _0 (H + webers/meter (2.2.6)
and equation (2.2.5) is usually written as
= B ds webers (2.2.7)
s
Because there is no source or sink of magnetic flux (and
hence every flux line must close on itself) and because the intrinsic
field of the core tends to align itself with the applied field, the B
field is either in a clockwise or counter-clockwise direction around
the core. That is, the magnetic core forms a path for magnetic
flux •
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In dealing with magnetic cores it is usually assumed that
is uniform throughout the core and that any B field outside the core
is neglegible in comparison to that inside the core. Under these
assumptions the flux is entirely contained in the core, and its
direction is either clockwise or counter-clockwise. If the cross
sectional area of the core is A, the total flux in the core is given by
(2.2.8)
since B is assumed uniform,
shown in Fig. 2-3.
and r O, r I, and h are the dimensions
For a given core, then, _ may be used instead of B as the
dependent variable on the magnetic characteristic.
2.2.4 Hysteresis Loops
Because the present value of magnetic-flux density inside a
magnetic core is a function of the entire past magnetic history of
the core as well as the presently applied excitation, it is apparent
that B may take on other values than those indicated by a hysteresis
loop. For example, it is possible for a magnetic material to have
zero magnetic flux when there is zero excitation. This corresponds
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to the point B = H = 0 (or _ = F = O) on a magnetization character-
istic; and when a material is at this point, it is said to be complete-
ly demagnetized.
Assume now that the core of Fig. 2-4 is in such a condition
of demagnetization, and that a gradually increasing current is
caused to flow in the winding to apply a slowly increasing mmf
(or H) to the core. As the mmf increases, the flux in the core also
increases in a fashion depicted by curve OAC in Fig. 2-6. When
point C is reached, M has virtually reached its maximum value,
and any further increase in applied field results only in a very
small increase in total flux as indicated by the extension of the
curve to point C:" When point C has been reached, the core is
said to be saturated; and the curve OACC' followed from total
demagnetization into saturation is called the magnetization curve.
If after point C (or C') has been attained, the applied field is
gradually removed, M tends to remain constant and the path C'CD
is followed leaving a net magnetic flux density B R in the core with
zero applied field.
Now a negatively increasing mmf is applied, and the path
DEGJ is followed. At _0int J the core is once again saturated, but
the flux is in the opposite direction to what it was at point C. It
28
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Magnetization Curve and Major Hysteresis Loop
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will be observed that the flux remains in the positive direcL-ion u:_l
point O.is reached. The values of H and F corresponding to point O
are called the coercive force and the coercive mmf respectively.
Removal of the mmf after the core has been driven into negative
saturation at point J', causes the path J'JK to be followed, and a
residual flux density -B R remains.
In a similar fashion, path KLPCC'CD is followed with the
application and removal of a slowly changing positive mmf which
reaches an amplitude sufficient to drive the core into positive
s atur ation.
The total path DFGJKLPCD is termed the major hysteresis
loop or saturation loop_of the core (or material), and it is clear
that no flux densities may be produced in the core that do not lie
inside the loop, on the loop, or on the extensions of the loop into
hard saturation (curves CC' and JJ').
Referring to Fig. 2-7 it is again assumed that the core is
demagnetized and a slowly changing rnrnf is applied which alternates
in polarity in a cyclic fashion and reaches a maximum value F M in
both dir'ections which is not great enough to drive the core into
saturation. The core will follow the magnetization curve on the first
quarter cycle to point A which corresponds to FIV [ and from that
point on follows the hysteresis loop A AIAzA3A4A 5 which lies well
3O
A 1
T
Major
Loop
A Minor Loop
A 2
Fig. 2-7
Major and Minor Hysteresis Loops
\.
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inside the major hysteresis loop. Such a hysteresis loop is known
as a minor hysteresis loop ; and for a given core, there is an
infinite number of minor hysteresis loops,
one of the infinite number of choices of F M
each corresponding to
between zero and a
value which first drives the core into saturation.
The hysteresis loops shown in Figs. 2-6 and 2-7 are rea-
sonably square and may be used in certain digital applications. A
similar hysteresis loop is shown in Fig. 2-8 with the following
defining parameters shown: H C, H M, H D, B M, and BR" H C is the
coercive force and it is the required value of H to produce zero
ave
flux density on the loop. H M is the maximum value of Have applied
to the core to produce the hysteresis loop. B M is the flux density
when H M occurs, and B R is the remanent flux density when H is
zero. H D is termed the dc threshold magnetizing force and marks
the first corner of the loop encountered as the core changes from
one state to the other, Excitations of polarity that tend to cause the
direction of flux to change and of magnitude less thanH D will cause
only a very small and essentially reversible flux change; when these
excitations are removed,
vious state of remanance.
the core returns very nearly to its pre-
Excitations greater than H D will cause a
large flux change that is not reversible when the applied field is
, 32
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Fig. 2-8
Defining Parameters of a Nearly Square Hysteresis Loop
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removed.
The above parameters may also be expressed in terms of
F or I and¢ if the hysteresis loop is for a particular core. Thus,
F C, the coercive mmf, is the value of mmf required to cause _ to
change sign. F M is the maximum mmf applied, and ¢ M is the flux
corresponding to F M. _bR is the remanent flux when F is zero.
And F D is the dc threshold mmf.
The degree of squareness of a hysteresis loop is commonly
given by the squareness ratio S, the ratio of B R to BM_ or
equivalently _ R to _bM"
S = BR/B M = CR/_M (2.2.9)
S is a measure of the slope of the top and bottom of the hysteresis
loop but not of the sides. The slope of the sides is partially a
function of the material and partially a function of the geometrical
configuration of the material. It is necessary that the cores used
in a magnetic-core memory possess a high degree of squareness
in their hysteresis loops. It has been found that aminor hysteresis
loop is generally squarer than a major hysteresis loop, and early
magnetic-core memories were designed to operate on a minor loop.
Today, with improved manufacturing techniques, memory cores
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possess sufficient squareness in their major h_steresis loops to
allow operation on that loop or at least on a minor loop very near
9
to the major loop.
The discussion to this point has stressed slowly changing
excitations, and a hysteresis loop found from a slowly changing
mrnf is called a static or a dc hysteresis loop. The flux in the core
will follow the excitation along the dc loop so long as the excitation
changes slowly. However, in the digital mode, excitations which
approximate step changes in mrnf are generally used. It has been
found that if the excitation causes a core to change state, then a
definite length of time is required for the large irreversible flux
change to occur. Thus, the flux change occurs after the step
change in mrnf, and it is necessary to maintain the excitation at its
new level long enough for the change to occur. The static loop may
be referred to so long as this point is kept in mind.
/
A further point that the discussion has so far ignored is the
temperature dependence of the characteristics of magnetic mat-
erials. With increasing temperature the remanent flux density and
the coercive force of the hysteresis loop decrease. That is, the
hysteresis loop shrinks with increasing temperature. When the
I
temperature reaches what is known as the Curie temperature the
35
material loses all of its magnetic properties. At temperatures m_zh
lower than the Curie temperature the variation in characteristics
with temperature is slight and essentially linear. The Curie tem-
perature is a function of the material and manufacturing processes,
and at the present it is possible to purchase ferrite memory cores
(such as the Indiana General MC-183) which can be operated over
wide-temperature extremes (50°C or more) without temperature
I0
compensating external circuitry.
2.2.5 Induced Voltages - Faraday's and Lenz's Laws
In general a time varying magnetic field produces an
electric field, and the two are related by Faraday's law. For the
special case of a winding on a magnetic core in which the flux is
changing with time at a rate d_ / dt, Faraday's law states that a
potential difference v is induced across the terminals whose ampli-
tude is
Ivl:
where N is the number of times which the conductor of the winding
passes through the core.
Lenz's law states that the polarity of v is such that it
opposes the change in flux. That is, if v produces a current i, i is
in a direction such that the magnetic field produced by it opposes
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the changing field. This law is extended to develop the dot con-
vention in the following section.
Thus, a change in _b (or B) in a magnetic core may be used
to produce a voltage whose magnitude is proportional to the rate of
change, and whose polarity is dependent on the direction of the
change.
2.2,6 The Dot Convention
In all electrical engineering work the problem of relative
polarities of voltages in mutually coupled coils is handled by the
"dot convention" which is simply derived from Lenz's law. Be-
cause the present state of a square-loop core is generally detected
by attempting to drive it to a specified state and observing whether
or not the proper voltage is induced in a sense winding, the dot
convention is an important tool in the design of magnetic-core
memory.
Consider the core of Fig. 2-9 with two windings on it as
shown. Winding 1 is driven by a source and winding 2 is con-
nected to a passive load in series with a switch S. Dots have been
placed by one of the two leads of each coil, and their interpretation
is as follows. If a positively increasing current is caused to flow
into the dotted terminal of winding 1, the voltage observed at either
37
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of the two winding will be positive at the dotted terminal with
respect to the other terminal.
A procedure for locating the dots is now outlined.
1. Arbitrarily assume that a positively increasing
current I 1 flows in winding 1; place a dot by the
terminal in which this current enters, since the
voltage must be such that it will tend to drive
current in the opposite direction.
Z. Assume that S is closed. The current in wind-
ing 1 produces a changing flux which induces
the voltage in winding 2 so that current 12may
flow in the passive load. The load current must
oppose the changing flux, and therefore it must
pass through the core in a direction opposite to
that of I 1. Since winding 2 acts as a source to
the load, place a dot by the terminal of winding
2 through which current exits.
2.2.7 mrnf and Energy Relationships for a Square Loop Core
with Several Windings
Assume that the core of Fig. 2-9 has an ideally square
hysteresis loop, such as in Fig. 2-2, and is to be operated only on
that hysteresis loop. With S closed, observe that the current i 2 in
winding 2 will flow if and only if the core changes states, and that
the direction of i 2 through the core is opposite to the direction of i 1
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which causes the switching. Therefore, during switching the
magnitude of the net current enclosed by the core is Nli I - N2i2,
and this must exceed F O, the value of mmf corresponding to H 0 in
Fig. 2-2.
Before writing this in equation form it will be convenient to
define F0( _ )n as the required mmf to switch the core at time n.
The absolute value of F0( _ )n is clearly F 0, and the sign is opposite
to that of (_ R)n_ I, (the value of remanent flux at time n-l, just
priortos tching). Thus,an expressionforF0(¢)n is
( R)n-1
Fo(_)n = - I(%R)n_l I FO
(2.2.11)
Defining the direction of positive iI and i2 to be those shown
in Fig. 2-8, and positive flux to be in the clockwise direction, the
following relationship must be satisfied to switch the core
Nlil - N2i2 >-- F0 (_)n (2.2.12)
In general, a core will have several windings; some are
driven by currents, and the rest are connected to loads. The
driven windings are termed input windings, and those driving loads
are called output windings.
4O
ings,
N 2, . Nr, and S output windings,
The current in each winding is iI,
respectively. The positive direction of each input current (ij,
is such that it tends to drive the core to + _ R' and the positive
direction of each output current (ir+ j,
In order to generalize (Z. Z. iZ) for a core with many wind-
assume that the core has r input windings with turns N I,
Nr+ I' Nr+ 2' • , Nr+s_-
• , ir, ir+ I, • . , ir+s
j<_r)
j <__4) tends to drive the core
to - CR"
Properly summing the currents, as in the previous example,
reveals that the condition
r s
N.i. - Z Nr+j ir+ j >_ F0 (_)=n (2.2.13)
j=l 9 9 j=l
must be satisfied in order to switch the core. This is interpreted
to say that in order to switch the core it is necessary to apply an
mmf that will overcome the switching mmf of the core plus a back
mmf that results from the core driving a load while switching. It
is apparent that not all of the energy applied to the inputs is
delivered to the outputs. In general energy is always required to
produce a change in a magnetic field 1, and that this is true in this
case is shown below.
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First equation (2.2.13) is multiplied by d_/dt, and it is
recognized that Nk(d 4 /dt) is the voltage, Vk' induced across the
k th winding. By Lenz's law eachv kwill be of the same sign as
the corresponding ik. Thus,
r s
7, v.i. - E Vr+ j ir+ j = F0 (¢)n d_
j=l 3 3 j=l dt
(2.2.14)
which is an instantaneous volt-ampere relationship, and the equal
sign must be taken. Multiplying through by dt, integrating, and
rearranging gives the energy relationship
S r ;S(_.v.i.) dt = (
0 J=133 0
r o(4)R)n+l
E v _.i _.)dr +|
j=l r_'3 r,o J(¢ x)n_l F 0(¢ )n d_
(2.2.1s)
where T S is the time required for all of the flux to change, and
(4 R)n+l is the new remanence flux at time n+l just after switching.
The integral on the left-hand side is the energy supplied to the input
windings, and it is positive since v. and i. are of the same sign.
J J
The first integral on the right is the energy delivered to the loads
on the output windings, and it too is positive. The last integral is
the energy supplied to the core to produce the flux change. Since
F0(¢ )n is assumed to be constant and is of the same sign as
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(¢ R)n+l - (¢ R)n_ l, the last integral is also positive, and it is
easily evaluated for the case at hand as 2¢ R F0 which is one-half
the area of the hysteresis loop. Notice that when the input currents
are removed there is no; more change in flux, and as a result all of
the energy supplied to switch the core is lost in the form of heat.
The total area enclosed by the hysteresis loop represents
the energy lost in every complete traversal of the loop. On¢-F
coordinates the dimensions of the area are Webers-amp_re turns
which is the same as volt sec. ampere turn or the energy loss for a
given core. But on B-H coordinates the area is (Webers/meter2).
(ampere/meter) or energy per unit volume of the material. This
lost energy tends to raise the temperature of the core; and there-
fore, change its magnetic characteristics. However, the effects of
self heating in ferrite cores are normally minimal as is evidenced
by the total lack of mention of the situation in such references as
2,, 3, and lland in manufacturers t specifications for memory
cores.
This analysis also shows that if the physical size of a core
made of a given material is reduced, less energy is required for a
complete traversal of the hysteresis loop. This implies that less
energy would be required to store and retrieve a bit of data from
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the smaller core.
It was mentioned in Section 2. i that square-loop cores are
normally operated under unloaded conditions or under heavily
loaded conditions. The difference between the two situations is
now elaborated upon in light of the results of this section. Con-
sider a core with one input winding and one output winding with
turns and currents as in Fig. 2-9. If the output is open circuited,
S open, then i2 is always zero, and all of the applied mmf provides
the necessary energy to switch the core. The core will switch
very rapidly and in a manner dictated by the applied current and the
physics of the internal flux reversal mechanism. Now if a load is
connected to the output with an impedance that is high enough so
that the output mmf, Nzi z, is very small in comparison to Nli I,
virtually all of the input provides energy to switch the core; and the
output voltage is the same as if it were open circuited. The output
windings of memory cores are normally connected to a voltage
sensing device which has a high enough input impedance so that the
cores operate as if they were unloaded.
In the situation where the core is heavily loaded, the loud
impedance is very small so that N2i 2 may be of the same order of
magnitude as Nlil, and F 0. Observe that if iI is a constant, if
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Nli 1 is greater than F 0, and if the input is maintained long enough
the core will switch. The output current depends upon both the
rate-of-change of flux and the load impedance, which may be partly
or entirely reactive, and the net mmf applied to the core depends
in turn upon the difference between Nli 1 and N2i 2. The manner in
which the flux change takes place is therefore highly dependent
upon the load. For example, assume that the load is a resistance
of a low value, and that a constant Nli 1 is applied. The net mmf
applied to the core as it switches must be a constant, and the core
must switch at a constant rate. To show this observe that if the
rate of flux change increases, the output voltage increases, Nzi _
increases, the net mmf applied to the core _ecreases, energy is
then applied to the core at a slower rate, and the rate of flux
change must decrease. It can also be argued that if the output
voltage starts to decrease, energy will be applied at a faster rate,
and the core will start to switch faster.-: When the switching has
been completed, the output goes to zero. The shape of the current
output will be a pulse with constant amplitude. With a non-ideally
square hysteresis characteristic the output would depart somewhat
from this shape.
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CHAPTER 3
MEMORY CORE LOGIC
AND THE LOGICAL STRUCTURE OF CORE MEMORIES
3.1 Performing Logical Functions with Square Loop Cores
This section will illustrate how logical connectives may be
implemented using square loop cores by describing possible im-
plementations of the functions AND, OR, and EXCLUSIVE OR for
two variables using a single core with an ideally square hysteresis
loop. Also, implementation of the function OR using one core per
variable is described.
The single core for the first three cases is shown in
Fig. 3-1; and it has one winding of one turn for each variable,
labeled A and B and having currents I A and I B respectively for the
Boolean variables A and B. Also it has one output winding which
will be assumed to operate a voltage sensing device that has a high
input impedance and draws negligible current. Finally it has a
reset winding. The logical functions are performed by defining two
input current pulse shapes (one to represent truth and the other
falsity) for each of the functions A and B. The currents will be
combined to switch the core in a specified manner when the function
is true. Although the operations may be synchronized with a clock,
46
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a continuous mode of operation is not available as it is with the
transistorized forms of combinational logic elements. The reset
winding is used to insure that the core will be in a specified state
before each operation begins. Sections 3.1.I through 3.1.3 de-
scribe the single core logic circuits.
The multiple core OR circuit, described in Section 3.1.4,
is shown in Fig. 3-7, and the cores used are assumed to be of the
same type as those used in the single core circuits.
Fig. 3-2 shows the hysteresis loop assumed for the cores
on I-¢ coordinates; and it is assumed that +_bR will correspond to
the "one" state.
To best illustrate the implementations, timing diagrams,
showing all possible combinations of inputs with the resultant
current through the core, I E, are given in Figs. 3-3, 3-4, 3-5,
3-6, and 3-8.
3.1.1 Implementation of A and B
Recall that the logical function A and B (A B) is true only
when both of the Boolean variables A and B are true. If the core is
initially in the zero state, the logical input current pulses may be
defined so that the core will be set at time n only when both inputs
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are true at that time. This will be done in two ways, each of which
is often used in practical memory systems.
Method I: By Augmenting Currents
Both input currents I A
fashion; namely, if at time n
(1)
(2)
and IB are defined in the same
the variable is false, then there is no current pulse.
the variable is true then a pulse of amplitude +(1/2)I 0
occurs.
At time n+l a pulse of amplitude -I0 appears on the reset line which
resets the core and readies it for the next input.
The core is set at time n only when both variables are true
as shown in the timing diagram (Fig. 3- 3 ) and a positive output
voltage occurs only then indication the function to be true.
Method 2: By Inhibiting Currents
The logical input currents are not defined in the same
manner. The input for the variable A at time n is
(I) no current pulse if A is false
(2) a pulse of +I 0 if A is true
And for the variable B
(I) a pulse of -(I/2)I 0 if B is false
(2) no pulse if B is true
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The timing diagram of Fig. 3-4 shows that the core is set
only at time n when both variables are true. Again a reset signal
is always applied at time n+l to ensure readiness for the next input.
3.1.2 Implementation of A or B
The function A or B (A + B) is true when either or both A
and B are true. Logical input currents at time n are easily defined
so that truth of either variable will set the core.
either variable at time n
(1)
(z)
The timing is shown in Fig.
In particular for
there is no current if the variable is false.
there is a current of +I 0 if the variable is true.
3-5.
3.1.3 A EXCLUSIVE OR B
The function A EXCLUSIVE OR B (A (9 B) is true when A or
B is true, and it is false when both A and B are true. That is,
A (9 B is true only when A is not equal to B.
The implementation requires three steps at three discrete
times, n, n+l, and n+2. At time n the operation A + B is per-
formed as in Sect. 3. 1.2 to set the core if either or both variables
are true. At time n+l, A'B is performed in a manner similar to
Method 1 of Sect. 3.1.1, which resets the core if both variables
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are true. Thus, at time n+Z the core will contain a one only if
A • B is true, and accordingly at this time the core is reset giving
an output voltage only if it contained a one.
Truth of a variable is therefore represented by a bipolar
current pulse which has an amplitude of +I0 at time n, and -I/2 I0
at time n+l. The absence of a pulse at times n and n+l indicates
that the variable is false. The reset pulse occurs at time n+2 and
has an amplitude of -I 0.
This implementation requires that the voltage sensing
device be strobed at the proper time, since reset outputs may
occur at time n+l or at time n+2. However, the previous circuits
required that the output sensers he capable of sensing polarity only.
Because the functions A+B and A" B were formed while
formingAOB, all three outputs are available. In particular, as is
shown in the timing diagram of Fig. 3-6, a positive voltage at
time n shows that A+B is true, a negative voltage at time n+l shows
that A-B is true, and a negative voltage at time n+2 shows truth of
AOB.
3.1 .4 Multiple Core OR Implementation
Fig. 3-7 is a method of ORing m Boolean variables,
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X 1 + X z + X 3 + ... + X , using m cores. Each variable is asso-
m
ciated with one wire which threads one core. Threading all cores
is a reset wire to initialize the system and a sense wire to detect
outputs. Initially all of the cores are in the zero state, and at
time n when the function is to be performed the currents on the m
lj = I0 ifX. is true.3
input wires are:
and I. = 0 if X. is false.
3 J
Thus, if any one or more of the inputs are true one or more
of the cores will be set giving a positive output voltage. If all of
the inputs are false, there will be no output signal.
At n+l the reset current I K = -I 0 is applied. A negative
output voltage occurs if any of the cores were in the one state indi-
cating that the function at time n was true. No output voltage
occurs if the function was false. The peak value of the output
voltage at time n or n+l will be proportional to the number of cores
switched, since it is the sum of all of the voltages produced by all
of the cores.
A timing diagram for m = 2 inputs is shown in Fig. 3-8.
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3.2 Symbols and Notation for Schematically Showing Memory
Arrays
As stated previously, a magnetic-core memory consists of
many cores strung on wires in an orderly fashion. In general, a
single wire will thread several cores and they will carry currents
that perform the same functions for each core. The usual method
of diagrammatically showing a two-dimensional memory array is
to present a two-dimensional view of it with each core in its actual
physical location and orientation by either of the schematic repre-
sentations of Fig. 2-5 and with all wires shown as they actually
thread each core. Three-dimensional arrays are usually made up
of several identical two-dimensional arrays and may therefore be
conveniently represented by two-dimensional drawings.
To show the function of each wire and thus indicate the
operation of the memory, each wire may be labeled as to its
function and/or arrows placed on it (if it is an input) to show posi-
tive direction of current flow. Each arrow may be identified to
indicate the magnitude of the current it represents and the function
it performs.
In the remainder of this work, all cores will normally be
shown by either of the two schematic representations of Fig, 2-5.
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If the core is to have windings of more than one turn, they will be
indicated by a single wire passing through the core in the direction
of the first turn, and an integer will be placed next to the wire,
near the place on the core where the turns are to be made, giving
the number of turns. Absence of the integer will indicate that the
wire passes through the core only once. Thus, the configuration
of Fig. 2-3a might be shown schematically as in either Fig. 3-9a
or Fig. 3-9b.
Furthermore, arrows may be placed on each input line to
show the direction of current flow and each arrow will be identified
by a symbol which will indicate the magnitude of the current as well
as the function it performs. Fig. 3-1Oshows the schematics for the
examples of the preceding section. It is seen that each current
arrow is identified by a symbol of the form
K7 /3
3
where: _ is either R or S; R if the current is in a direction which
tends to reset the core, and S if the current tends to set the core.
Kis the ratio of the amplitude of the current in the wire to
the amplitude of the current required in that wire to just switch the
core; that is, it is the threshold current (I0 in Fig. 3-2 ) divided
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Fig. 3-10 Logic Diagrams for Examples in Section 3.1
63
by the number of turns N.
j is an integer giving the relative time at which the
current pulse occurs.
p is used only when the current represents truth of a
Boolean variable, in which case p is replaced by the asserted
state of the variable, and the current is produced only when that
state is true.
From the exclusive-or example of the preceding section
(Fig . 3 -10 d) it will be noted that a given wire may carry different
currents at different times. This situation is readily handled by
placing an arrow on the wire for each current and properly
identifying it.
If a wire is to be used for output purposes, it is labeled
"sense" If a zero-to-one transition at time j is to be the output,
it is labeled a .; but if a one-to-zero output at time j is to be
J
sensed, it is labeled _j. The polarity of the output is determined
by following the dot convention and indicated on the diagram by
placing a dot next to the wire near the core and on that side of the
core where the induced voltage is positive for the desired output.
The dot will be on the same side of the core for all like transitions
but on opposite sides for different transitions. If botha's and _'s
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are to be sensed, an a is placed where the dot would be for an a
transition and a _ on the other side.
.%lgebraically summing the K1s together of all currents
present at a given time gives the net current applied normalized
with respect to I0_ All set currents may be taken as positive and
all reset currents negative. If the summation, denoted by _,K, is
positive, the net current is in the set direction. In Fig. 3-8b, for
example, _,K is +1 if both ,% and B are true at time 1, -1/2 if both
,% and B are false, +1/2 if ,% is true and B is false, and 0 if.% is
false and B is true. .%t time 2,_,K is always -1 in this case.
1
Another system of notation, the mirror notation , has_
been developed,and it is sometimes of advantage in magnetic-core
logic circuitry where there are few cores with many windings of
several turns on each. The advantage of the system just described
is in situations where there are many cores with windings common
to all.
strung,
formed by the cores,
It not only allows one to show exactly how the cores are
but it indicatea the function of each wire, the logic per-
and the timing of events.
In the remainder of this work, this system will be used to
describe various memory configurations. Parts of the system
which add nothing to the discussion at hand will be dropped.
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3.3 Organization of Magnetic-Core Memories Z, 3
3.3.1 General Form of a Magnetic-Core Memory
The function of a magnetic-core memory is to store j words
of digital data, each word consisting of k bits. As a result, core
memories generally consist of jk cores, each core storing one bit,
arranged to form j storage registers of k cores each. Each such
register has an address, and the address of the storage register
to be written into or read out of at a given time is contained in an
address register. Any particular storage register may be
addressed at any given time, and the sequence in which several
storage registers may be addressed can be completely random,
dictated only by the logic system with which the memory operates.
As a result magnetic-core memories fall into the category of
random access memories.
Fig. 3-11 is a general block diagram of a random access
magnetic-core memory. The address register must have j stable
states, each corresponding to one of the j addresses. Decoding
logic which has as its input the contents of the addressing register,
selects the storage register corresponding to the present address.
Its function is to provide logical addressing current pulses to all of
the cores of the addressed storage register. The actual current
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pulses are formed somewhere in the decoding logic or external to
it. For convenience the outputs of the decoding logic will be
represented by the Boolean variables A 0, A 1.... A .... ,A.
' r I j-I
where A is true when the rth storage register is to be operated
r
on. No two words may be operated on simultaneously so the
logical requirement
A • A _ I, r # s (3.3.1)
r s
is imposed. EachA is then considered to be ANDed in some
r
fashion with a command to produce the proper current at the right
place.
Data words are transferred between the logic system and
the core memory in a parallel mode, one word at a time. That is,
information transfer is serial by word and parallel by bit.
The word stored at a particular address is usually read
from the memory into a buffer register, which is part of the
external logic system and consists of k flip-flops, by means of the
addressing currents which simultaneously reset each core of the
addressed storage register. The buffer is initially cleared before
each read operation, and each core of the storage register is
coupled to its corresponding flip-flop in the buffer by a sense
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winding which is the input to an amplifier. The amplifier deter-
mines whether a one-to-zero transition was made by the core by
the presence or absence of the proper signal on the sense winding;
and if such a transition was made, the amplifier produces an out-
put which sets the flip-flop to the one state. Because only one
word may be read at a time the outputs of all cores of the same
bit position may be ORed together. Therefore, the sense winding
may link all corresponding bits of the j storage registers, and
therefore only k amplifiers are required.
In order to write a word at a given address, the word to be
written is inserted into the buffer register, and each core at the
selected address is either set or reset according to the state of
the corresponding buffer flip-flop. Each bit of the word is brought
into the memory array in the form of a current which is applied to
every core in the array corresponding to that bit. This current
must be of insufficient magnitude to switch a core, and it either
augments or inhibits the switching of the addressed core. The
wire on which it is carried is termed the information winding.
If writing a word is to always follow reading a word at the same
address, then all of the cores at the address are in the zero state
prior to writing; and it is only necessary to set those cores where
the corresponding flip-flop of the buffer contains a one. Because
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the read process is destructive, it is frequently necessary to
rewrite a word at the same address immediately after it has been
read. For these reasons, a read operation always precedes a write
operation in most core memories, and the combined operation is
known as the read-write cycle. The time required to complete a
read-write cycle at an address and to go on to the next address is
known as the cycle time of the memory. Cycle times for present-
day magnetic-core memories may be as short as I microsecond
or less in length. The access time of the memory is the time from
the initiation of the read-write cycle to the time when the stored
information is present in the buffer register.
3.3.Z Logical Equations of a Core Memory
If the following definitions and assumptions are made,
logical equations for a core memory may be written.
(I) The read operation at an address will occur at time n,
and the write operation at the same address occurs at
time n+l.
(2) There are two input commands
a. Rd = 1 when an addressed storage register
is to be read.
b. W = 1 when a word is to be written at an address.
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(3) The buffer contains
a. all zeros at time n
b. the word to be written at time n+l
(4) The states and names of the buffer flip-flops are B(1),
B(2), , . . B(s).,. B(k) respectively and B(s)=l when
flip-flop B(s) is in the one state.
(5) The names of the memory cores are
c(o, 1), c(o, z) ... c(o, s) ... c(o, k)
c(1, 1), c(1, z) ... c(1, s) ... c(1, k)
C(r, 1), C(r, 2) ... C(r, s) ... C(r, k)
C(j-1, l),C(j-1, 2) ... C(j-l,s) ... C(j-l,k)
(6) The flip-flop B(s) corresponds to the core C(r:s) at the
rth address.
(7) The symbols R
7
and set respectively to any storage element 7-
and S, represent the logical inputs reset
7I
(87 The symbols a(_') and _(7) are the outputs of any
storage element 7 when it makes a zero-to-one
transition or a one-to-zero transition respectively.
When the rth storage register is to be read, A is true; and
r
all the cores in the register C(r:l 7 through C(r:k 7 must be reset•
Each core that makes a one-to-zero transition must cause the
corresponding buffer flip-flop to be set• Hence the following equa-
tions describe the read operation at time n
RC(r:I) = RC(r:Z) = ..- = RC(r:S)=...=Rc(r:R)=Rd " A r
(3•3.2. 7
SB(1) = :_C(0:l) + _C(I:I) + _C(2:i) + "'" +  c(j-l:1)
SB(S) = 13C(0:S) + 13C(1:S) + ... + [3C(j_I:S)
SB(k) = _C(O:K) + _C(l:k) + "'" + _C(j-l:k)
(3.3.3 7
And for writing at time n+l at the rth address it is recalled that
each core of the storage register is set if the corresponding buffer
stage contains a one. Hence
SC(r:I) = W" Ar " B(1)
SC(r:S) =. W • Ar " B(S)
Sc(r:k) = W • A r B(k)
(3.3.4)
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3.3.3 The Linear Selection Mernory (LS_VI)
A conceptually simple implementation of the equations for a
core-memory is shown in Fig. 3-12. The cores are arranged in a
rectangular j by k array. The cores in each of the j rows constitut_
a storage register, and the cores in each column are corresponding
bit positions of each word. The parenthesized integers in the name
of each core locate its position in the array by the conventional
notation that locates the elements in any matrix. Thus, C(r: s) is
in the rth row and the sth column. Inputs to the cores are carried
on j+k wires, one wire threading the cores of one row or one
column. Outputs are produced on k wires, each threading one
column.
Equation (3.3.2) is impl:emented by providing an input to
each row such that when a given row is to be read it will reset all
of the cores in the row. Equation (3.3.3) is simply handled by
amplifying the voltage on each output wires,
whether a _C is present. If a_c is present,
and determining
the amplifier produces
an output pulse which will set the corresponding buffer flip-flop.
Equation (3.3.4) is implemented breaking it up as follows:
Sc(r:s) = [ W" Ar ] [ W • B(s)] (3.3.5)
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The bracketed quantities are formed external to the core array, but
each core ANDs the two together to determine whether or not it has
a set input. Either of the two methods of Section 3. i. 1 might be
used. Arbitrarily the first method is chosen, and currents of half
the necessary amount required for setting a core are produced on
each information wire (the column input wire) where W • B(s) is
true and on the one row input wire where W • A is true.
r
Thus,
horizontal wire designated by 1 R
n
r
and 1/2 Sn+l
there are two opposing current arrows on each
A r • R d A • W
; and
there is one arrow on each vertical input wire designated by
W " B(s)1/2 s
n+l
The gates shown are to indicate logical structure only, and
they must not be interpreted to be the usual diode gates. The AND
gates produce the proper current pulse when the input conditions
are met, and the OR gates shown allow undistorted passage of
current pulses from either or both inputs, and serve to isolate
their inputs from each other. In many applications, the OR gates
do not exist at all or are simple solder junctions.
It has been implied and it is now pointed out that after time
n new information may be placed into the buffer to be written into
the memory at time n+l. Whether the old information is to be
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rewritten or new information is to be written is determined by
control logic external to the memory and is not of interest here.
The memory just described is characterized by the fact
that all of the decoding is done external to the memory array.
Memories possessing this characteristic are known as linear-
selection , word organized, or word access memories.
In future chapters memories of this form will be referred to as
linear-selection memories and abbreviated as LSMIs. The
following section describes the historically older coincident-
current memory in which the memory cores participate in the
decoding and thereby reduce the decoding logic required.
3.3.4 The Coincident-Current Memory
In a coincident current memory (abbreviated CCM), the
memory cores are allowed to participate in the implementation of
Equations (3.3.Z) and (3.3.4). The ideas involved are best illus-
trated by considering the simple example of a 16 word memory.
Assume that each of the 16 words is k bits long and that the
addresses are coded in the natural binary numbers 0000 through
IIIi. The address register then consists of four flip-flops,
QI' QZ' Q3' and Q4" Table 3-1 shows the 16 possible states of
the address register and the corresponding output of the decoding
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Table 3-1: Decoding Logic Output As a.Function
of Address Register Contents
State of Address Register
Flip Flops
Q1 Q2 Q3 Q4
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
True Output
Of Decoding Logic
A 0
A 1
A 2
A 3
A 4
A 5
A 6
A 7
A 8
A 9
A10
All
Alp.
A13
A14
A15
77
logic. It is seen that the general term A is the rth minterm
r
(minterms are discussed in detail in References 4 and 5 ) of the
four input variables (the states of Q1 through Q4) contained in the
address register.
To perform all of the gating external to the memory array
requires 16 AND gates with each having four inputs. This amount
of gating may be substantially reduced if each memory core at an
address is allowed to AND two functions.
functions
x 0 = 51 "6 2
Xl = °i " Oz
X2 = Q1 " (32
X3 = Q1 " Q2
vl = °3 o
Y2 = Q3"Q4
Y3 = Q3 " Q4
In particular the eight
(3.3.6)
are formed external to the core array, requiring only eight AND
gates with two inputs each. Each A is a product of a unique pair
r
of these variables. The particular pair is readily found by writing
r as a number to the base four.
r = a 1 x 4 + a 0 (3.3.7)
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where a 1 and a 0 take on integer values from zero to three. Then it
follows that
A = Y X (3.3.8)
r a 1 a 0
Substituting into Equations (3.3.2) and (3.3.4) results in
RC(r_:I) = ... = Rc(r:s) = ... Rc(r:k)= Rd " Y ' X
a I a0
and
(3.3.9)
SC(r::I,) = W • Yal • Xa0 B(1)
Sc(r::s ) = W " Yal • Xao B(S) (3.3.10)
Sc(r::k ) = W " Yal • Xao " B(k)
In implementing these equations, the cores are so wired
that each core will perform the function Yal • Xa0 ,. This is done
by arranging the cores in a 4 x 4 x k, three-dimensional array;
that is, the cores are arranged to form a 4 x 4 array of k-bit stor-
age registers as shown in the three-dimensional block diagram of
Fig. 3-13 where each small cube represents the location of a core.
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The k planes parallel to the xy plane contain the 16 cores of the 16
words having the same bit position, and all k cores having the same
xy coordinates constitute one storage register. The address of
each register is then expressible in terms of its coordinates, and
the addresses may be arranged and/or defined so that if r is
expressed as in (3.3.7) a I will give the y coordinate and a 0 the x
coordinate. Selecting a particular register is then accomplished by
applying Yal to each register where y = a I and Xa0 to each where
x = a 0. Only the register at (a0, a I) will receive Yal and Xa0.
In each bit plane four wires in the y direction thread the
cores at each x coordinate, and four wires in the x direction thread
the cores at each y coordinate. The eight wires are continued so
that they thread the cores of all bit planes at the same respective
coordinate in each bit plane as shown i_iFig. 3-14. Th_s_ wi_es
will carry currents such that the cores perform R d Yal " Xa0 (by
augmenting currents) when register Ya I + a 0 is to be read, and
W • Y • X when the same register is to be written into. Thus
a I a 0
at time n the wires in the x direction have the current
Ya I R d Xa0" R d
I/Z R , and those in the y direction have I/2 R
n n
Only those cores :inthe addressed register receive the coincidence
of the two currents and become reset. Equation (3.3.9) has now
been implemented.
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To implement Equation (3.3.10) the inputs on the wires in
Y . W
a1
the x direction is 1/2 Sn+1
X " W
the current is 1/Z Sn+1 a0
Y • X • Win (3.3.10),
aI a0
, and on those in the y direction
This takes care of the factor
but it must be ANDed with B(s) • W.
This is done in a manner similar to that of the second method
described in Section 3.3.1.
called the inhibit winding ,
An information winding, commonly
is passed through every core in the
sth bit plane in the same relative direction. If a zero is to be
written, the wire carries a current which opposes the addressing
currents and prevents the addressed core from being set. If a one
is to be written, no current is applied to the inhibit winding, and
the addressed core is therefore set. The amplitude of the inhibit
current must be such that it effects only the addressed core, and it
therefore must be 1/2 S B(s) • W
n+l
Finally, to satisfy Equation (3.3.3), a sense winding is
placed in each bit plane, linking all the cores, and coupled to a
sense amplifier whose output sets the corresponding buffer flip-flop
whenever a _C(r:s)iS detected. Fig. 3-15 shows schematically the
sth bit plane complete with sense and inhibit windings, and a block
diagram of the entire memory is shown in Figure 3-16.
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Fig. 3-15 Logical Representation of sth Bit Plane.
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In general the CCM is characterized by storage in three
dimensions and the use of coincident current pulses in addressing •
ACCM for storing n words of k bits each has k bit planes of dimen-
sionsA_bym cores, where _- m =
manner similar to that of Fig. 3o14.
n, wired together in a
Each bit plane has sense and
inhibit windings similar in function to Fig. 3-15, but, as discussed
in Chapter 5, the actual wiring of bit planes is somewhat different
from that shown. The addressing logic is designed to produce
outputs which are combined in pairs inside the memory array to
form each A in a unique fashion; this requires two distinct blocks
r
of combinational logic, one having _ outputs to select the coordi-
nate in one dimension and the other block having m outputs to select
the other coordinate. The LSM, on the other hand, has one block of
decoding logic with n outputs.
Although it appears possible to simplify the decoding logic
still: more by providing addressing currents in three or more
dimensions, no practical memories have been built in which this
has been done. The accepted form of the CCM is logically the same
as that described here .
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CHAPTER 4
PRACTICAL MEMORY CORES
4.1 Effects of Non-ideally Square Hysteresis Loops
The discussion of Chapter 3 concerning the core as a logic
and memory element assumed that the cores in question possessed
perfectly square hysteresis loops. In practical applications such a
characteristic is not obtainable, although it is possible to purchase
cores with a high degree of squareness in their major hysteresis
loops. There are essentially three adverse effects that result
from not having perfect squareness for operation in the digital
mode.
i. The threshold for switching becomes a region
of excitation rather than a single value of
excitation.
2. Stored data tends to be destroyed when the core
is excited by mmf's of magnitudes less than or
equal to the d.c. thresholdmmf, F D.
3. The core will produce a small output voltage
when it is excited but not switched. This voltage
contributes significantly to system noise.
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4oi.i The Threshold Region
It is observed in Fig. 4-i that the sides of the hysteresis
loop are nearly vertical, but they do have a finite slope (which is
due in part to the finite thickness of the core walll). The corners
of the loop are at ± F D and + F M. Excitations with a polarity that
will tend to switch the core and with an amplitude F that is in the
region IFDI < I F I < I F M I will produce relatively large,
irreversible flux changes, and the remanent flux after the removal
of F will be well inside the loop. For example, if a core is at
-¢R in Fig. 4-i and a positive F approximately equal to +F C is
applied and removed, the remanent flux would be close to zero as
indicated in the figure by path ABCD.
For reliable memory operation, it is necessary to use a
core which has a hysteresis loop on which an applied F M will
definitely switch the core, but an excitation of I/2 F M must be less
than or equal to F D. Specifications for memory cores normally
include the ratio ID/I M for a given value of IM (IM and ID are the
same as F M and F D respectively for single turn windings). A
typical value of this ratio is 0.6 which is interpreted to mean that
a current of IM (of the proper polarity) will cause the core to
definitely change states, a current in the range 0 < I < 0.6 IM
will not cause switching, and a current in the range 0.6IM<I< IM
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Fig. 4-1 Threshold Region of Non-ideally Square
Hysteresis Loop.
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will cause ambiguous and irreversible flux changes. More will be
said of this parameter in later sections; it is sufficient to observe
at the moment that the criteria mentioned above is easily met.
Care must be taken in the use of the current arrow symbol
of Section 3.2 to account for this threshold region. In particular,
Kmust be redefined as the ratio of the drive current in the wire in
question to FM/n, where n is the number of turns the current
makes through the core. The sum of all currents through a core
at a given time should not fall into the threshold region. Thus,
when the sign of _K i:s such that the net excitation will tend to
switch the core, the magnitude of EK must be either less than
ID/I M or greater than one.
4.1 o2 Destruction of Stored Data
Fig. 4-2 shows the same hysteresis loop as Fig. 4-1, and
it is assumed that a core possessing this characteristic is to be
used in a coincident-current memory. In the operation of the
memory the core is considered to have strictly single turn windings
and from Section 3.3.4 it can be seen that the only net excitations it
can receive are:
(1) 1/2 R from either being partially selected by an
addressing current during the read operation, or
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Fig. 4-2 Disturbance of Stored Data
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from the inhibit current when a zero is being v_-ritten
into another core that is not in the same row or column
of the same bit plane. This will be termed a "half-
read" current.
(2) i/2 I< + i/2 R when the contents of the core is read.
The net current is -IM and termed a "full-read"
current.
(3) i/2 S when a zero is written into the core; or when a
one is written into another core in the same row or
column of the same bit plane. This is called a "half-
write" current.
(4) i/2 S + i/2 S when a one is written into the core.
The net current is IM and called a "full-write"
current.
(5) Zero in all other situations.
The full read and write currents are commonly called full select
currents, and the half read and write currents all are called
partial select currents. This terminology will be used where
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appropriate.
In Fig. 4-2 it is assumed that a zero is stored at -_R
and a one at + _R"
Suppose that the core has just received a full-read
current and consequently is at point "a" on the loop with remanent
flux -_R; the core is now said to contain an undisturbed zero. If
a zero is now to be written into the core, it receives a half-write
current, and a path such as abc is followed resulting in a small
' is not theirreversible flux change. The remanent flux at c, -_R '
same as -_R. Further applications of half-write currents tend to
drive the core towards a remanent flux closer to the origin; that is
they tend to demagnetize the core. However, each successive half-
write current produces a smaller change in remanent flux than the
preceding one, and a point of convergence is reached, near point c,
such that application of further half-write currents produce no
more changes in residual flux. It is necessary that such a point be
reached for the reliable operation of a magnetic core memory.
Even the cores used in early memories were sufficiently square to
assure that such a point of convergence was reached, and this has
2
never been a serious problem 0 When the core is at this
point it is said to contain a disturbed zero. Observe that when a
disturbed zero is read there will be a greater flux change than
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when an undisturbed zero is read.
In a similar fashion, if the core is driven to +¢R by a
full-write current, it contains an undisturbed on____e_e.Application of
successive half-read currents drive the core to point "d" where it
is said to contain a disturbed one.
Now if the core contains a disturbed zero, a half-read
current will tend to drive the core back to point a to a flux at
I
point a between points a and c. Similarly, a disturbed one will
!
go to point "d " upon application of a half-write current. Success-
ive application of + i/Z IM at either state of the core causes the
remanent flux to change in value between those of the fully dis-
turbed and undisturbed states. Application of a full_write or a full-
read current will, however, always cause the core to return to an
undisturbed state.
It is apparent from Fig. 4-2 that for a given value of
disturbing current the difference in flux between corresponding
disturbed and undisturbed will increase if the slope at the top and
bottom of the hysteresis loop is to increase (i.e., if the squareness
ratio decreases)° Also for a given squareness ratio the difference
between disturbed and undisturbed states will increase with in-
creasing values of disturbing currents. Thus, the degree to which
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data tends to be destroyed is a function of both the disturbing
current and the squareness ratio. Normally the ratio ID/I M is
defined so that successive applications of a current ID will not
cause the stored data to be lost.
4.1.3 Noise
From the preceding section it is seen that a changing flux
results for each and every input current applied to a core. As a
result, voltages are induced in the drive and sense windings. In a
memory array, every voltage induced in the sense winding that is
not a result of the selected core on the winding changing states
when its contents are read constitutes noise.
Clearly noise is produced during the read operation by
every core that receives a half-read current and by the addressed
core if it is already in the zero state. Although the contributions
of each noise producing core is usually small, the total noise pro-
duced in a coincident-current memory may be greater than the
signal produced by the selected core changing states. Similarly,
noise is produced by all fully and partially selected cores during
the write operation, but this noise may be easily handled by
logically ignoring all outputs from the memory while writing. But
noise produced while reading is a more difficult problem, and
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usually necessitates in a CCM using a different method of wiring the
sense winding than that indicated in Section 3.3.4 as well as other
measures. Solutions to the problem are discussed in Chapter 5.
4.2 Memory Cores and Their Describing Parameters
Of chief concern to the core memory designer is informa-
tion regarding the currents that he must provide to operate the
cores and the voltages that will result from these currents. There-
fore, memory cores are usually specified in terms of currents and
voltages rather than in terms of the hysteresis loop.
The current required to switch a core is typically on the
order of several hundred milliamperes, and the usual shape of the
current pulse used (Fig. 4-3_a) is trapazoidal with amplitude I .
P
The following definitions are made to further describe the pulse:
(I) T O is the time at which the current reaches
10% of I during the initial rise.
P
(2) T R is the rise time measured from T O until
(3)
the time the current reaches 90% of I .
P
T D is the time duration measured between the
two points at which the current is at 90% of I
P
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Fig. 4-3 Input Current and Output Voltages of Ferrite
Memory Core under Unloaded Conditions.
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(4) T F is the fall time measured from the time at
which the current has fallen from 90% of I until
P
the time it reaches 10g0 of I .
P
The waveform of Fig. 4-3b is typical of the response of a
core when the trapazoidal drive current does not cause the core to
change states. Such a response would occur when a zero is read or
when the core receives only a partial select current. The peak
value of such a voltage is usually on the order of several millivolts.
The small flux changes which cause this type of response
may occur quite rapidly, and they tend to follow the rise and fall of
the current along the top or bottom of the hysteresis loop. The
voltage, therefore, reaches a peak during the rise of the current,
and the height of the peak will depend upon the amount of flux
changed (which is in turn related to the squareness ratio) and the
current rise time. Because in some cases part of the flux change
is irreversible and cannot follow the current rise, a non-zero
voltage may be present after the current has reached its peak 3
The voltage is zero during most of T D, and it has a negative peak
due to the fall of the current which allows the flux to return to a
new remanence value.
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The voltage that is observed as a result of the core
changing states is indicated by Fig. 4-3c. In Sect. 2.2.4 it was
pointed out that the large irreversible flux changes will follow the
current along the hysteresis loop only if TR is very long. If TR is
zero, the core will switch much more rapidly and therefore pro-
duce a higher rate of change of flux and peak voltage. However,
the core cannot switch in zero time because energy is required to
produce a flux change. In practice TR is usually considerably
shorter than the time required for the flux change to occur , and
Fig. 4-3c is a typical response for this situation.
During the initial part of the current rise, the flux tends
to follow the horizontal part of the loop near the initial rema-
nent flux. As the current approaches and exceeds the d-c threshold
large changes of flux are called for, and the voltage does not reach
its peak value, V until sometime after the current has reachedpk'
I . The initial portion of the voltage pulse is dependent on the riseP
of the current, and under some circumstances the voltage will
reach an initial peak and decay before going to the final peak, Vpk.
After the flux has arrived at _ corresponding to I on the hystere-P P
sis loop, the current is allowed to go to zero, and a small voltage -
termed the flyback voltage - results from the flux going from _ toP
the new remanent state. It is emphasized that this is the waveform
i00
that occurs when the core is not loaded. Recall that when a core is
loaded, the output pulse, or equivalently the manner in which the
flux changes occur, depends largely upon the nature of the load. As
was stated before, memory cores are normally operated under open-
circuited conditions, and switching as a function of a load is not
discussed here.
The parameters used to specify the voltage output as a re-
sult of an unloaded core changing states and typical values for them
are:
(1) V the peak value of the voltage (from 25 to over
pk'
I00 my)
(2)
T S, the switching time, usually defined as the time
from T O until the voltage decays to 10% of V pk'
(from a few tenths of a microsecond to five or six
microseconds) This quantity may also be defined
in terms of the time required for the flux to switch.
(3) Tp, the length of time measured from T O until the
voltage reaches Vpk (slightly less than one-half TS).
It is clear that in order to insure complete switching T D
must be made longer than T S, and manufacturers normally suggest
i01
that it be made at least 1.5 times greater than T S . Also manu-
facturers normally specify or suggest a T R to be used that is some-
what less than 25% of T S.
In comparing Figs. 4-3b and 4-3c it is seen that the output
of the core reaches its peak value later when it is switched than
when it is not switched, and that the magnitude of the voltage from
switching is greater than that of the other. The fact that the core
changed states may then be determined by a time discrimination,
by an amplitude discrimination, or by a combination of the two. In
cases where there is noise produced by many cores, it is usually
necessary to use a time descrimination since all of the noise occurs
before V • this may be accomplished by "strobing" the sense
pk'
amplifier at T , i.e., by allowing the amplifier to operate only in
P
2
response to the input voltage at time T
P
Four output voltages that may occur in single-turn sense
windings when the core is read are of prime interest. The follow-
ing notation is frequently used:
(i) UV 1 for the voltage produced by reading an
undisturbed one.
(2) DV 1 for the voltage produced by reading a
disturbed one.
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(3)
(4)
UV Z for the voltage produced by reading an
undisturbed zero.
DV Z for the voltage produced by reading a
disturbed zero.
These may refer to either the particular voltage pulse or to its
peak value; context normally makes clear which of the two is being
referred to. The core response for a given full read current is
specified by giving data for T S, Tp, and the peak value of UV 1 and
DV X •
These outputs may be observed experimentally by applying
programmed sequences of appropriate current pulses to the core.
For example, UV 1 may be observed by alternately applying full
read and write currents; the voltage induced across a single turn
winding when the read current is applied is UV I. Fig. 4-4 shows
four sequences; each sequence will allow one of the four voltages in
question to be observed.
Four current pulse generators were designed and con-
structed in the laboratory in order to produce sequences such as
these. Two have negative output currents, and the other two have
positive outputs. The design (discussed in Chapter 5) allows the
rise time, width, and amplitude of each generatol_s output to be
103
each reads UV Z
(a) for UV z
Series of Partial Writes
full read
(b) for DV Z
V _VI
read DV Z
write 1 write 1
full read readUV 1
(c) for UV 1
write 1
Series of Partial Read
full read read .d'V
1
(d) for dV 1
Fig. 4-4 Current Pulse Sequences Applied to a Core to
Determine its Voltage Responses
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Upper Trace: UV Z (50mv/cm)
Lower Trace: Read Current
(600 ma/cm)
Time Base: 0.5_t sec/cm
Upper Trace: DV Z (50mv/cm)
Lower Trace: Read Current
(600ma/cm)
Time Base: 0.5 _t sec/cm
Upper Trace: UV 1 (100mv/cm)
Lower Trace: Read Current
(600ma/cm)
Time Base: 0.5 _sec/cm
Upper Trace: DVl(100mu/cm)
Lower Trace: Read Current
(600ma/era)
Time Base: 0.5 _ sec/cm
FIGURE 4-5 Voltage Responses of a Typical Memory Core
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independently adjusted; and each generator produces a single pulse
upon receipt of a standard logic signal from the Digital Systems
4
Synthesizer described by P. M. Vargo or from the outputs of the
Wang Laboratories, Inc., Programmed Pulse Generator, Model
612AT. These features allow one to produce many different se-
quences of excitations.
The oscillograms of Fig. 4-5 show the four output
voltages of a Lockheed 80-07 memory core. Pulse sequences such
as those in Fig. 4-4 were used to generate the outputs; and in all
cases the full read and write currents were 600 ma, and the half
select currents were 300 ma.
As can be seen from Fig. 4-2, in reading a zero more
flux is changed in approximately the same length of time when a
disturbed zero is read than when an undisturbed zero is read.
Consequently DV z is greater than UVzas is verified by Figs. 4-5a
and 4-5b. Also notice that the slight irreversible flux change asso-
ciated with DV z causes the response to be non-zero for a short
time after the current has reached its peak. DV Z is the worst case
zero output from the core; and because a zero is usually written by
the application of a half-write current (for addressing purposes),
it is a frequently occuring case. Thus, DV Zis the usual zero out-
put that is specified.
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The amount of flux switched when reading a disturbed one
is slightly less than when an undisturbed one is read. Consequently
3,5
DV is slightly less in peak value than UV
i 1
as indicated by
Figs. 4-5 c and 4-5 d. The percentage difference between the two
is small and considerably less than that between UV z and DV Z, and
in selecting a core in the initial design of a memory the difference
between UV 1 and DV 1 may be ignored. In some memories, such as
the LSM described in Section 3.3.2, no half-read excitations
exist; and UV 1 is the only situation in reading a one.
The previously mentioned ID/I M ratio (or sometimes
simply ID) is normally specified for a given value of full select
6
current IM, and it is measured in terms of DV Z Recall that as
the half-write current increases, the flux change that occurs in
reading a DV Z will increase also for a fixed value of full read
current. Since the increase in this flux change will be primarily
due to irreversible changes, the DV Z response will lengthen in time
3
as well as increase in peak value Because descrimination
between a UV 1 (or DVI) and DV Z is the ultimate goal, a useful
value for ID is determined by observing the DV Z output and adjustir_g
the half-write current until DV z becomes intolerably large. The
usual criteria is that I D is the maximum half-write current which
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may be repeatedly applied for which DV z is zero volts at time T
P
in the UV 1 response for the given full select current IM 6 This
usually insures that the peak of DV Z is less than one-third the peak
of UV I. It is clear that the value measured in this manner will be
dependent upon T
p"
4.3 Memory Core Response as a Function of Input Current,
Size, and Temperature
It is the purpose of this section to discuss how a memory
core's response varies with input and temperature, and how
changing the size of a memory core will effect its characteristics.
4.3.1
simultaneously observe UVZ, DVZ,
oscilloscope on the full read pulse.
Response as a Function of Input Current
The current pulse sequence of Fig. 4-6 allows one to
and UV 1 by triggering the
The oscillograms of Figs. 4-7
and 4-8 were made to indicate the effects of varying the rise time
and amplitude of the full read current. The core tested was a
Lockheed 80-07, and in all tests the full-write and half-write
currents were maintained at 600 and 300 ma respectively. The
oscillograms of Fig. 4-7 show the effect of keeping the rise time
constant and varying the read current from 600 ma to 1080 ma.
In Fig. 4-8 the read current was maintained at a constant 600 ma
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write 1
full
read
Series of Partial Writes
  -LuJI L
read UV Z j
read UV 1
read DV
Z
Fig. 4-6: Current Pulse Sequence for
Simultaneously Observing
UV 1, UV Z, and DV Z
109
(a)
Upper Trace i00 mv/cm
(b)
Upper Trace 100 my/cm
(c)
Upper Trace i00 mv/cm
(d)
Upper Trace 200 my/cm
All Upper Traces are - from smallest to largest -
UV Z, DV Z, UV 1
All Lower Tracee are Read Current at 600 ma/cm
Time Base in all Cases is 0.2 _ sec/cm
FIGURE 4-7: Memory Core Response as a Function of
Current Amplitude
ii0
(a) (b)
(c) (d)
All upper traces are - from smallest to largest -
UV Z,DV Z, UV 1 at 100 mv/'cm
All lower traces are Read Current at 600 ma/cm
Time Base in All Cases is 0.2 _ sec/cm
- Figure continued on next page -
FIGURE 4-8: Memory Core Response as a Function of
Rise Time
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(e) (f)
(g) (h)
All upper traces are - from smallest to largest -
UV Z, DV Z, UV 1 at 100mv/cm
All lower traces are read current at 600 ma/cm
Time base in all cases is 0.2_ sec/cm
FIGURE 4-8 (cont.) Memory Core Response as a Function
of Rise Time.
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while the rise time was varied from less than 0.03 _sec. to almost
0.60 _sec. All of the oscillograms were made at room tempera-
ture.
In Fig. 4-7 it is observed that as the read current is
increased UV increases also, and T and T decrease. However,1 S P
U-VZ and DVzremain essentially constant in size and shape.
But in Fig. 4-8, as TR increases the peaks of the zero
voltages decrease, and their lengths increase. The peak of UVI,
in Fig. 4-8, stays at approximately 160 mv when TR is short and
decreases slightly after T R
approximately 0.60 _ sec.,
increase with TR; when T R
T R is most noticeable,
rate with T R.
exceeds 0.20 _sec. When T R is
UV 1 is about 140my. Tsand Tp
exceeds 0.20 _sec., the increase with
that is T S and Tp increase at an increasing
There are three fundamental concepts which aid in the
understanding of this phenomenon. The first is that if T R is con-
siderably less than T S, then Tsis inversely related to the magni-
tude of the applied field when operating on the major loop, and any
output windings on the core are open circuited.
T S = Sw/(H - H0) (4.3.1)
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where S is a constant termed the switching constant, H is the
W
step of applied field, and H 0 is a value of excitation below which the
core will not switch . For ferrite memory cores H 0 is approxi-
2, 5
mately equal to the coercive force, H Relating this to a full
C
read current of amplitude I gives
S L
= (4 3 z)
TS (I - I0 )
where L is the mean path length of the core, and I0 is the current
corresponding to H 0. This relationship has been found to hold
reasonably well over a range of drive currents somewhat greater
than I0 6' 7 and up to two to five times I0 5
The second relationship is derived from Faraday's law.
The drive current will cause the flux in the core to go from some
remanent flux _ 1 to some ¢ 2 (removal of the current causes the
flux to go to a new value of remanence). If Faraday's law is inte-
grated over the time, T, in which the flux change occurs then it is
seen that the area under the volt-time curve (the area enclosed by
the voltage pulse) is exactly equal to the flux change times the
number of turns, N, of the winding where the voltage is observed
[ vdt -- N(4 -¢ (4.3.3)de 1 )2¢ 'I
0
i
I
i14
The third concept noted in Section 4.2 is that the flux
tends to follow the rise of the current along the top and bottom of
the hysteresis loop.
To explain the nature of DV z, assume that the flux change
that occurs in reading a disturbed zero is essentially constant and
independent of the amplitude of the read current. This will be
approximately true when the squareness ratio is high and most of
the flux change is due to the fact that the core had previously
received a half-write current. Because most or all of the flux
change occurs during the current rise, DV Z will be independent of
the read current amplitude. For the same reason, the time in
which the flux change takes place increases with T R. Thus, the
length of DV z increases with TR; and because the area under DV z
must stay constant, the amplitude decreases with T R. Stated in a
slightly different manner, as the time for the flux change to occur
increases, d_/dt decreases.
ID for the core tested is approximately 335 ma. If the
half-write current were made greater so that it approaches ID,
then more flux would be switched when reading a disturbed zero.
The area under DV Z would therefore increase, and the amplitude
and length of the signal would also increase with a smaller
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percentage of the flux change occurring during TR.
In a similar fashion the initial part of UV 1 is due to
traversal along the top of the hysteresis loop (if +_ R is defined as
the one state), and the maximum value of UV 1 during the initial
rise of the current depends upon the rise time as indicated by
Fig. 4-8. When operating on the major hysteresis loop, the
amount of flux switched when a one is read is approximately 2_R
if the loop has a high squareness ratio. Hence, the area under
UV 1 is reasonably constant. But from (4.3.2) it is noted that as
the drive current increases T S must decrease (as evidenced by
Fig. 4-?), and as a result, the final peak of UV 1 must increase.
In Fig. 4-8 it will be observed that the trailing edges of all the
UVI'S are nearly identical. The differences in Tp and T S among
them is due to the initial maximum voltage which increases with
decreasing TR; T S must then increase with T R to keep the area
constant. The fact that the peak of UV 1 is essentially constant in
all cases in Fig. 4-8 indicates that the maximum rate of change of
flux is independent of the rise time over the range shown. But if
Tp_ were to be increased more, it would be found that the peak
would begin to decrease rapidly because the flux change would tend
to follow the hysteresis loop whose slope would determine d_ / dr.
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To summarize the voltage responses,
DV increases with decreasing TR
current; and the amplitude of UV I,
the amplitude of
with a constant half-write
TS, and Tp are primarily
dependent on the amplitude of the read current for sufficiently
short current rise times.
For operation on the major loop, ID is constant, and
ID/I M is inversely proportional toI M. As IM is decreased so that
operation goes from the major loop to a minor loop, ID will de-
crease also, and a simple relationship is no longer available.
Also as TR is decreased, the length of DVZ will tend to decrease
which implies that ID can be made slightly larger before the DVZ
response is non-zero at time Tp. But because Tp tends to de-
crease somewhat with TR, ID/I M will be relatively independent of
TR •
4.3.2 Effect of Core Size
In equation (4.3. i) S and H 0 are constants for the parti-
w
cular ferrite material from which the core is made, and they are
independent of the size of the memory core. It is therefore
apparent that two cores of different sizes but made of the same
material will exhibit the same switching time if both are excited
by the same value of H. But since H = I/L, the smaller of the
i17
two cores will require less drive current to produce the same T S
as the larger core. This reflects the fact that less energy is
required to switch the smaller core.
To increase the speed of a memory, it is clear that T S
must be decreased. This may be accomplished by either decreas-
ing S or increasing the term H-N 0 . By varying the compositionw
of the ingredients of the ferrite material and the heat treatment
used in molding the core,
perties of the material 2.
it is possible to vary the magnetic pro-
S may be varied over a rather limited
w
range of something less than 55 to approximately 65 FLsec-amp-
turn/meter , and it is apparent that a significant change in T S will
not occur by attempts to vary this parameter. However, H 0 may
be varied over a wide range from approximately 48 to 240 amp-
5
turns/meter , and it is this parameter which will cause the most
2
significant changes in T S
Decreasing T S during read in an LSM may be
readily accomplished by increasing the read current, but in a
CCM the full select excitation is the sum of the two partial select
excitations. Because H will always be greater than H 0, the total
c
excitation applied in a CCM will be on the order of I. 3 to 1.6
2,5
time s H
c
; and therefore the switching time will be in the
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neighborhood of S /0.5 H . Thus to increase the speed of a CCM
w c
a core with a high coercive force is used, and the same principle
may also be applied to increase the writing speed in an LSM. This
implies, however, that greater drive currents must be used to give
an increase in speed if the core size is to stay constant; but by
using smaller core with a greater H it is possible to increase the
c
speed of a memory without causing a significant increase in drive
currents.
To digress, equation (4.3.1) also holds for the large
tape-wound cores. S for the tape wound cores is on the order of
w
about one-half that of ferrites, but H is at least a factor of ten
c
5
lower than for ferrites Thus, the tape wound cores have switch-
ing times that are greater than five times the switching speeds of
the ferrites. Because the circumferences of the tape wound cores
is an order of magnitude greater than those obtainable with
ferrites, currents on the same order of magnitude are required to
operate both. These facts coupled with price differential between
the two types of cores show the desirability of ferrite cores over
tape wound cores particularly for memories where cycle times
less than 20 _sec. are desired.
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The voltage response as a function of core size is now
examined. A relationship which describes the manner in which the
7
flux changes in response to a step of excitation is
dB
dt - S'(H - H0) (4.3.4)
where H is again the applied field and S is a constant which is
dependent upon the material. If H is applied at t = 0, this equation
may be integrated to yield
2 B R
= (4.3 5)
TS S'(H - HO)
where B R is the remanence flux density of the material (It is
assumed that the material has a high squareness ratio). In com-
parison with equation (4.3. i) it is seen that
2B R
Sw = S' (4.3.6)
Substituting Equation (2.2.8) into (4.3.4) gives
= S' A(H - H0) (4 3.7)dt
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where A is the cross sectional area of the core. From this equa-
tion it is seen that as the core size is decreased in a manner such
that A is decreased, d_ / dt will decrease with A for a constant
excitation H. Inspection of various manufacturers' data sheets
reveals that the ratio of outside diameter to inside diameter for
cores of various sizes is normally the same and approximately
equal to 1.6. Therefore, as core size decreases, A decreases
also. Furthermore, the smaller cores usually have a smaller
width (h in Fig. 2.3) so that A decreases at a faster rate than
does the diameter.
Thus, two cores of the same material but of different
sizes, with cross sectional areas A 1 andA 2 respectively, will
exhibit the same T S for the same excitationH; and the peak values
of their UV 1 responses will be in the ratio AI/A 2 (assuming that
both produce similar wave forms).
If the same read current rise time is used for both
cores, the DV Z response will be proportionately less in the
smaller core since a proportionately smaller amount of flux will
be switched in the same length of time.
In regards to the peak values of the response voltages,
inspection of manufacturers' data shows that the faster switching
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cores which require higher drive currents produce voltages of
greater peak values than do slower cores of the same size.
Memory cores are currently available in four sizes; 20,
40, 50, and 80 mils in outside diameter, and the ratio of outside
diameter to inside diameter is usually less than i. 6. Although
there is a considerable overlap in characteristics between sizes,
two rules of thumb, which are supported by manufacturers' data,
are evident from the results of this section for comparing cores.
(I) Cores of the smaller sizes generally have
shorter switching times, have smaller output
voltages, and often times require somewhat
lower drive currents than do the cores of the
larger sizes.
(2) Those cores of a given size which require
relatively high drive currents will have rela-
tively short switching times and large output
voltage s.
The range of characteristics available in the 50 rail size,
which is probably the most popular size, is the widest and greatly
overlaps both the 30 and 80 rail sizes.
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4.3.3 Temperature Effects
From Sect. 2.2.4 recall that the major hysteresis loop
shrinks with increasing temperature; and over a range of tempera-
tures far removed from the Curie Point, the shrinkage is linear.
Therefore, ID decreases with increasing temperature; and for a
given IM, ID/I M varies inversely with temperature. ¢ R and ID
also decrease with increasing temperature, and therefore T S and
Tp will decrease as can be seen from Equations (4.3.2) and (4.3.5).
The above may be verified by inspecting manufacturers'
memory core data which gives temperature information. Further
inspection of these data reveals that UV 1 increases with increasing
temperature (which implies that because the material contains
more energy in the form of heat, the large irreversible flux
changes may occur at a faster rate) and that DV ziS essentially
constant with temperature until the temperature has increased
enough so that the half-write current exceeds ID.
The relationships between UV I, T S, and ID/I M have been
found to be reasonably linear with temperature and with drive
current amplitude. The following equations have been emperically
found, and they hold to within five per cent over a reasonable
6
range of temperature and drive current
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UV 1 = alM+b @ + c
I/T S = a' IM 9 + b' IM + c' @ + d'
1
_-- !
ID / IM a" IM 9 + b' IM + c" 9 + d"
where 9 is the temperature in °C, IM is the full read current, and
the constants a, b, c, a", etc., may be found experimentally for a
given core.
It has been found that most memory cores can be reliably
operated over a temperature range of at least 20°C, and there are
cores available that may be operated over a range of 100°C without
8
special temperature compensating equipment These wide
temperature range cores are relatively new, and it is expected
that a greater variety of them will appear on the market.
4.4 Typical Manufacturers' Specifications
A crucial step in the design of a core memory is the
selection of the particular core to be used from the many that are
available on the market. By a proper interpretation of manu-
facturers' data, the designer will probably be able to select a core
that meets such system specifications as cycle time and operating
temperature range and whose inputs and outputs may be readily
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coupled to the logic system. The purpose of this section is to
review some of the common ways in which core specifications are
presented, and their interpretation in the selection of a core is
presented in Sect. 4.5.
Previous sections of this chapter have drawn on data
presented by manufacturers; and it is assumed at this point that
the reader has acquired a rough idea o5 what is available in
memory cores.
Normally the manufacturer tests the electrical proper-
ties of every core produced using a current pulse sequence similar
to that of Fig. 4-6. The full read pulse is usually equal to the full
write pulse, but the partial select pulses are oftentimes of a mag-
nitude close or equal to ID and greater than one-half the full select
currents. The current rise times are maintained at a value which
will provide a minimal switching time yet a small zero output
voltage, and it is usually in the neighborhood of 20 per cent of T S.
The output of the core must meet certain standards: DV Z must be
less than a certain value, UV l greater than a given value, T S less
than a given value, and Tp equal to a standard value plus or minus
a few percent.
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The simplest form of a manufacturer's data is a single
summary sheet which lists a number of cores and tabulates for
each core pertinent specifications from the testing. An example of
this is the Lockheed Electronics Company's Ferrite Core Quick
Reference Catalog (Bulletin i001) which lists 30 memory cores and
tabulates for each in addition to physical size the current pulse
test program, the temperature at which the core is tested, the
magnitudes of the currents used, T R, T D, the minimum UV I, the
maximum DV Z, T and T . The tabulation for the Lockheed 80-07
s p
core whose response is shown in Figs. 4-7 and 4-8 is as follows:
(i)
(z)
(3)
(4)
(6)
(7)
(8)
(9)
(lO)
Full read current = 560 ma
Partial select current =335 ma
T R = 0.2 _sec
T D = 4.0 _ sec
min UV = i00 mv
1
max DV Z = 30 mv
T
P
0.6 + 0.05 _ sec (for the full read current
above)
T = i. 25 M sec
s
Temperature = Z5°C
The current program was similar to that shown
in Fig. 4-6.
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Information such as this will eliminate many cores from
consideration and may in some instances be sufficient to make the
final selection.
Many manufacturers (e.g., Indiana General) provide a
specification of one or more pages for each core giving more
detailed information. In general size and mechanical standards are
given in addition to the specifications for the electrical test outlined
above. Also included will be a typical operating point for the core
in use in a memory; this will normally state the full read and write
currents, the partial select currents, T R, and T D as well as the
voltage response parameters, UV l, DV Z, Tpand T S. The most
important part of the specification is a plot of UV l, DV z, ID/I M,
Tp, and TS for a typical core as a function of full drive current.
The plot may be for a single temperature, or it may be a family of
curves for each variable with each curve in a family corresponding
to a given temperature. An example of such a plot for a fictitious
core is shown in Fig. 4-9.
Oftentimes a statement of the core_ switching spee dis
mentioned; eg, "This is a one microsecond switching time core."
This is interpreted as a round number indication the switching
times to be expected in a CCM where the full read current is
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Fig. 4-9 Typical Characteristics of a Ficticious
Memory Core
1B8
limited to being the sum of two half-read currents. In the LSM
the read current is unbounded and much faster switching speeds
may be attained during reading by using a higher current.
4.5 Core Selection
All of the core parameters discussed will probably be
taken into consideration in the process of selecting a core to be
used in a memory. Because there are several variables to be
considered, an orderly procedure to follow in the selection process
is called for. The procedure described here is essentially that
expounded byM. Eisenberg in Reference 6 (which also included
nomograms representing the characteristics of seven Indiana
General memory cores.)
There are two major duties the core must perform:
i. It must reliably receive and retain one bit
of binary data.
2. Upon command it must produce a voltage
pulse from which it can be reliably deter-
mined what data was stored.
In general, both must be done within the speed
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requirements of the memory and under conditions of varying drive
currents and temperature.
It is therefore first necessary to define the memory
configuration mode of operation, speed requirements, and operating
temperature range. Several current drivers will be required to
operate the memory, and each will be designed to produce a
current of nominal amplitude I with a tolerance A so that the output
may be written as I(l +A). This gives rise to the condition of
variable current, and some statement as to what tolerances are
available or desirable should be made. Tolerances in the neighbor-
hood of one to ten per cent are typical depending of course on the
memory form.
Following this statement many cores can probably be
eliminated from consideration.
The temperature range should first be considered. If
the memory is to be operated at room temperature plus or minus
10°C (about 72 ° ± 18°F), then most memory cores tested at 25°C
8
will be suitable. If, on the other hand,
experience a wide range of temperatures,
immediately be unsuitable and may be eliminated; the search will be
the memory is to
then many cores will
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limited to a few cores whose specifications indicate they are
suitable for the temperature range to be encountered.
The speed requirements will eliminate cores whose
switching times (or range of switching times .available) are longer
or close to the time available for writing or reading may be
eliminated. (Recall that the drive pulses must be longer than the
switching time) Where high speeds are required (cycle times less
than 2_ sec.) it may not be necessary to even look at the charac-
teristics of the larger cores. Where high speed is not a require-
ment, the smaller and/or fast switching cores might be eliminated
since they will require a shorter rise time, which implies more
expensive current drivers for good output signals. Rise times on
the order of 0.2 to 0.5 _ sec can be readily achieved as indicated
in Chapter 6.
The remaining cores are then examined as to the
currents that will be required to operate them reliably and their
voltage responses. As a starting point, the typical or recommend-
ed operating conditions, if given in the specification, are looked
at, and cores with drive currents and outputs that are not in a
convenient range may be rejected.
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Worst case input current equations may be written
for any memory configuration in terms of nominal values of drive
currents, their associated tolerances, the threshold current ID,
and a current, I , which is just sufficient to switch a core in a
sm
satisfactory manner. The procedure--illustrated by several
examples in Sections 5. Z. 4 and 5.3.3--in doing so is to sum the
worst case currents applied to the addressed cores for the opera-
tions of reading, writing ones, and writing zeros. Each sum is
made greater than I or less thanI D as the situation demands.sm
Relations are also written for the currents that are applied to
non-addressed cores; the net current applied to these cores must
always be less than or equal to ID. From these relationships, a
new relationship between the tolerances and the ratio ID/Ism is
found. This ratio is the ID/I M at the minimum full switching
current, and the relationship found will demand that it be greater
than or equal to some numerical value that can be computed from
the desired tolerances. Because ID/I M decreases with increasing
current and temperature, the minimum value of ID/I will
sm
determine the upper limit of I for a given core.
sm
Now Ism and I D for a given core are determined from
the specification sheet or equivalent data. To satisfy the above
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relationship, Ism is located from the ID/I M characteristic at the
upper temperature limit of the specified temperature range for the
memory, and its maximum value is the full drive current for
which ID/I M just satisfies the relationship. In cases where data
is given at only one temperature and the expected temperature
range will not vary too much from that temperature, say less than
10°or 15°C, I is cho_n less than the value of current for which
sm
ID/I M satisfies the tolerance relationship on the one curve given.
From inspection of data for various cores,
per cent appears reasonably conservative.
a reduction of i0 to 15
In any event I shouldsm
be chosen at least slightly less than the maximum value indicated
to allow for small core-to-core variations in threshold. Also it is
clear that if at the low temperature this value of I fails to switchsm
the core then a higher value of I is required. This means that
sm
tolerances must be tightened, the temperature range reduced, or
discarding the core from consideration.
With Ism andI D known, the worst case current
equations are returned to, and the nominal values of the drive
currents are found. The voltage response of the core is found
from the core characteristics at the limits of temperature and full
select current to determine the variations. The maximum T S and
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T and the minimum UV 1 will occur at the minimum current andP
the minimum temperature; whereas the minimum _ and % and
the maximum UV 1 occur at the maximum current and temperature.
This information allows one to compare how several
different cores will perform in the memory; and, together with
information about the zero output, the final selection can be made.
The criteria used in the final selection will depend partly upon the
memory configuration. For example, in a CCM the discrimination
between a one output and a zero output is often made on a time
basis, and uniformity in the output over the extremes of tempera-
ture and full read current would then be highly important. In a
small LSM, on the other hand, the descrimination will probably
be made strictly upon an amplitude basis, and a large difference
between peak values of DV Z and UV 1 are called for.
It should be noted that the core response will usually be
taken from data for a typical core. The maximum core-to-core
variation in the voltage response from the typical is dependent upon
the degree of uniformity to which the manufacturer can produce
cores of a given type as well as how faithfully he represents the
performance of a typical core. About the only indication that one
can get as to the variation is to compare the worst values of the
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parameters to which the core is tested to the typical values given
at the same drive current. For example, if the minimum UV 1 for
the test is 90 mv at 550 ma and the typical UV 1 at the same Current
is 100 my, then the typical UV 1 characteristic couldbe accepted
to plus or minus ten per cent. In the final decision, this variation
should be considered.
The final steps of this selection procedure were based
upon the assumption that current driver tolerances were specified.
This is not an unlikely situation since the cost of a current driver
will increase as the necessary tolerances are made tighter.
However, some other criteria may be used as a starting point,
and the procedure will have to be changed to accommodate it. For
example, a particular sense amplifier as well as an upper limit
on drive currents might be specified. In this case, the search is
narrowed to cores which meet speed and temperature requirements
and also have the capability to operate within the current range.
The sense amplifier characteristics will determine the ranges over
which the voltage response parameters can vary. Then for each
core the limits on the drive currents may be found and the
tolerances determined. The final selection will probably be the
core that allows the loosest tolerances.
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In situations where a core cannot be found to meet the
design requirements, it will be necessary to change or modify
some of the requirements, such as tightening current tolerances.
The following example serves to illustrate some of the
points of this section. The core whose characteristics are shown
in Figure 4-9 is to be investigated for possible use in a CCM
operating in a temperature range from 25°C to 50°C. The cycle
time is to be 15 _ sec. divided equally between reading and writing.
All current driver tolerances are to be plus or minus five per cent
or looser where possible. The temperatures and switching times
indicated in Figure 4-9 indicate that this core meet the temperature
and timing requirements.
The following two relationships have been found in
Section 5. Z. 4
ID 1 1 + A R
ism >-- 2 (1- A R ) = 0.55 (5.2.5)
I D
I
sm
1 I+AW
>__ _( 1 +Z_I) ( 1 -X--w)
= 0.58 (5.2.18)
The first is for reading and A R is the tolerance
(expressed as a decimal) of the half-read currents. The second
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is for writing; A I is the inhibit current tolerance, and A W is the
half-write current tolerance. For each tolerance 0.05 has been
substituted, and the calculation made. ID/I is greater forsm
writing, and we will let this determine I for both cases. This
srn
will allow greater freedom in the half-_ead current. From the
ID/I M curve for 50°C, I is chosen as 420 ma corresponding to
sm
ID/I M = 0.59 which makes I slightly less than the maximum
sm
value. This gives ID = 248 ma.
Also from Section 5.2.4 the nominal half-write
current, I_ , and the inhibit current, Ii, may be calculated for a
given tolerance as follows:
I
sm 420
I1 = _ = • = 221 ma.
-w Z(l- W) 2.0.9s
ID 248
II = (l+AW) = 1.05 - 236 ma.
Advantage of the extra freedom in the read currents
will be taken to give: looser tolerances. Using ID/I = 0.58 insm
(5.2.5) and solving for AI_ gives A1K < 0. 074. The nominal half-
read current, I 1 , must satisfy
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I
sm
II >
ER - 2(I-AR)
and
ID
I <
i -- (I+AR)
E z
using A R = 0.074 allows II = 228 ma + 7.4%. The limits on
ER
the full-read current are then 420 and 490 ma. The typical core
output will vary from
(a)at 420 ma and 25°C
UV 1
Tp =
T S =
= 65my
0.78 FLsec
I. 45 Ftsec
(b) at 490 ma and 50°C
UV 1
Tp
T S
= 135 my
= 0.52 # sec
= 0.96 # sec
DV in all cases is under 15 my.Z
Notice that the wide variation in UV I and Tp might
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make a time discrimination rather difficult, and a better core
might be sought or the read current tolerances perhaps tightened.
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